

IRS20124(S)PbF

Digital Audio Driver with Discrete Deadtime and Protection

Features

- 200 V high voltage ratings deliver up to 1000 W output power in Class D audio amplifier applications
- Integrated deadtime generation and bi-directional over-current sensing simplify design
- Programmable compensated preset deadtime for improved THD performances over temperature
- · High noise immunity
- Shutdown function protects devices from overload conditions
- Operates up to 1 MHz
- 3.3 V/5 V logic compatible input
- RoHS compliant

Product Summary

V_{SUPPLY} 200 V max.


 $I_{O+/-}$ 1 A / 1.2 A typ.

Selectable Deadtime


15 ns, 25 ns, 35 ns, 45 ns typ

Prop Delay Time 60 ns typ.

Bi-Directional Over-Current Sensing



Typical Application Diagram



Description

The IRS20124 is a high voltage, high speed power MOSFET driver with internal deadtime and shutdown functions specially designed for Class D audio amplifier applications.

The internal dead time generation block provides accurate gate switch timing and enables tight deadtime settings for better THD performances.

In order to maximize other audio performance characteristics, all switching times are designed for immunity from external disturbances such as V_{CC} perturbation and incoming switching noise on the DT pin. Logic inputs are compatible with LSTTL output or standard CMOS down to 3.0 V without speed degradation. The output drivers feature high current buffers capable of sourcing 1.0 A and sinking 1.2 A. Internal delays are optimized to achieve minimal deadtime variations. Proprietary HVIC and latch immune CMOS technologies guarantee operation down to V_S = -4 V, providing outstanding capabilities of latch and surge immunities with rugged monolithic construction.

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. All currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

| Symbol | Definition | Min. | Max. | Units |
|---------------------|--|--------------------|---------------------|-------|
| V _B | High-side floating supply voltage | -0.3 | 220 | |
| Vs | High-side floating supply voltage | V _B -20 | V _B +0.3 | |
| V _{HO} | High-side floating output voltage | Vs-0.3 | VB+0.3 | |
| V _{CC} | Low-side fixed supply voltage | -0.3 | 20 | |
| V _{LO} | Low-side output voltage | -0.3 | Vcc+0.3 | V |
| V _{IN} | Input voltage | -0.3 | Vcc+0.3 | |
| V _{OC} | OC pin input voltage | -0.3 | Vcc+0.3 | |
| V _{OCSET1} | OCSET1 pin input voltage | -0.3 | Vcc+0.3 | |
| V _{OCSET2} | OCSET2 pin input voltage | -0.3 | Vcc+0.3 | |
| dVs/dt | Allowable Vs voltage slew rate | - | 50 | V/ns |
| P _D | Maximum power dissipation | - | 1.25 | W |
| Rth _{JA} | Thermal resistance, junction to ambient | - | 100 | °C/W |
| TJ | Junction temperature | - | 150 | |
| Ts | Storage temperature | -55 | 150 | °C |
| TL | Lead temperature (soldering, 10 seconds) | - | 300 | |

Recommended Operating Conditions

For proper operation, the device should be used within the recommended conditions. The Vs and COM offset ratings are tested with all supplies biased at a 15 V differential.

| Symbol | Definition | Min. | Max. | Units |
|---------------------|---|-------|-----------------|-------|
| V _B | High-side floating supply absolute voltage | Vs+10 | Vs+18 | |
| Vs | High-side floating supply offset voltage Note 1 2 | | 200 | |
| V _{HO} | High-side floating output voltage | Vs | V _B | |
| V _{CC} | Low-side fixed supply voltage | 10 | 18 | |
| V_{LO} | Low-side output voltage | 0 | V _{CC} | V |
| V _{IN} | Logic input voltage | 0 | V _{CC} | |
| Voc | OC pin input voltage | 0 | V _{CC} | |
| V _{OCSET1} | OCSET1 pin input voltage | 0 | V _{CC} | |
| V _{OCSET2} | OCSET2 pin input voltage | 0 | V _{CC} | |
| T _A | Ambient Temperature | -40 | 125 | °C |

Note 1: Logic operational for V_S equal to -8 V to 200 V. Logic state held for V_S equal to -8 V to -V_{BS}.

Dynamic Electrical Characteristics

 V_{BIAS} (V_{CC} , V_{BS}) = 15 V, C_L = 1n F and T_A = 25 °C unless otherwise specified. Fig. 2 shows the timing definitions.

| Symbol | Definition | Min. | Тур. | Max. | Units | Test Conditions |
|----------------------|---|------|--------|------|-------|-----------------------------------|
| ton | High & low-side turn-on propagation delay | _ | 60 | 80 | | V _S =0 V |
| toff | High & low-side turn-off propagation delay | _ | 60 | 80 | | V _S =200 V |
| tr | Turn-on rise time | _ | 25 | 40 | | |
| tf | Turn-off fall time | _ | 15 | 35 | | |
| t _{sd} | Shutdown propagation delay | _ | 140 | 200 | | |
| + | Dranagation delay time from \/ \ \ \ \ to OC | | 280 | | | OC _{SET1} =3.22 V |
| t _{oc} | Propagation delay time from V _S >V _{SOC} + to OC | | 200 | _ | | OC _{SET2} =1.20 V |
| t _{woc min} | OC pulse width | _ | 100 | | ns | |
| t _{oc filt} | OC input filter time | _ | 200 | _ | | |
| DT1 | Deadtime: LO turn-off to HO turn-on (DT _{LO-HO}) | 0 | 15 40 | . 45 | 10 | ., ., |
| ווט | & HO turn-off to LO turn-on (DT _{HO-LO}) | 0 | | 40 | | V _{DT} >V _{DT1} |
| DT2 | Deadtime: LO turn-off to HO turn-on (DT _{LO-HO}) | 5 | 25 | 50 | | ., ., ., |
| DIZ | & HO turn-off to LO turn-on (DT _{HO-LO}) | 5 | 25 | 50 | | $V_{DT1}>V_{DT}>V_{DT2}$ |
| DT3 | Deadtime: LO turn-off to HO turn-on (DT _{LO-HO}) | 10 | 25 | 60 | | V 5V 5V |
| סוט | & HO turn-off to LO turn-on (DT _{HO-LO}) | 10 | 35 | 60 | | $V_{DT2}>V_{DT}>V_{DT3}$ |
| DT4 | Deadtime: LO turn-off to HO turn-on (DT _{LO-HO}) | 15 | | | | |
| | & HO turn-off to LO turn-on (DT $_{HO\text{-LO}}$)V $_{D}$ T= V $_{DT4}$ | | 5 45 | 70 | | $V_{DT3}>V_{DT}>V_{DT4}$ |


Static Electrical Characteristics

 V_{BIAS} (V_{CC}, V_{BS}) = 15 V and T_{A} = 25 °C unless otherwise specified.


| Symbol | Definition | Min. | Тур. | Max. | Units | Test Conditions |
|--------------------|--|-----------|-----------|-----------|-------|----------------------------|
| V _{IH} | Logic high input voltage | 2.5 | _ | _ | | Vcc=10 V -20 V |
| V _{IL} | Logic low input voltage | _ | _ | 1.2 | | |
| V _{OH} | High level output voltage, $V_{BIAS} - V_{O}$ | _ | _ | 1.2 | | - Io=0 A |
| V _{OL} | Low level output voltage, V _O | _ | _ | 0.1 | V | 10-0 / |
| UV _{CC+} | V _{CC} supply UVLO positive threshold | 8.3 | 9.0 | 9.7 | ľ | |
| UV _{CC} - | $V_{\rm CC}$ supply UVLO negative threshold | 7.5 | 8.2 | 8.9 | | |
| UV _{BS+} | High-side well UVLO positive threshold | 8.3 | 9.0 | 9.7 | | |
| UV _{BS-} | High-side well UVLO negative threshold | 7.5 | 8.2 | 8.9 | | |
| I _{QBS} | High-side quiescent current | _ | _ | 1 | mA | |
| I _{QCC} | Low-side quiescent current | _ | _ | 4 | IIIA | VDT=Vcc |
| I _{LK} | High-to-low-side leakage current | _ | _ | 50 | | VB=VS =200 V |
| I_{IN+} | Logic "1" input bias current | _ | 3 | 10 | μΑ | VIN=3.3 V |
| I _{IN} - | Logic "0" input bias current | _ | 0 | 1.0 | | V I N = 0 V |
| I _{O+} | Output high short circuit current (source) | _ | 1.0 | _ | Α | Vo=0 V, PW<10 μs |
| I _{o-} | Output low short circuit current (sink) | _ | 1.2 | _ | , , | Vo=15 V, PW<10 μs |
| V _{DT1} | DT mode select threshold 1 | 0.8(Vcc) | 0.89(Vcc) | 0.97(Vcc) | | |
| V _{DT2} | DT mode select threshold 2 | 0.51(Vcc) | 0.57(Vcc) | 0.63(Vcc) | | |
| V _{DT3} | DT mode select threshold 3 | 0.32(Vcc) | 0.36(Vcc) | 0.40(Vcc) | | |
| V _{DT4} | DT mode select threshold 4 | 0.21(Vcc) | 0.23(Vcc) | 0.25(Vcc) | V | |
| V _{SOC+} | OC threshold in V _S | 0.75 | 1.0 | 1.25 | v | OCSET1=3.22 V |
| V 50C+ | CO anconola in vs | 0.70 | 1.0 | 1.20 | | OC _{SET2} =1.20 V |
| V _{SOC-} | OC threshold in V _S | -1.25 | -1.0 | -0.75 | | OCSET1=3.22 V |
| V SOC- | CO anconola in vs | 1.20 | 1.0 | 0.70 | | OC _{SET2=1.20} V |

Lead Definitions

| Symbol | Description |
|--------------------|--|
| VCC | Low-side logic supply voltage |
| VB | High-side floating supply |
| НО | High-side output |
| VS | High-side floating supply return |
| IN | Logic input for high-side and low-side gate driver outputs (HO and LO), in phase with HO |
| DT/SD | Input for programmable deadtime, referenced to COM. shutdown LO and HO when tied to COM |
| COM | Low-side supply return |
| LO | Low-side output |
| OC | Over-current output (negative logic) |
| OC _{SET1} | Input for setting negative over current threshold |
| OC _{SET2} | Input for setting positive over current threshold |



Block Diagram






Figure 1. Switching Time Waveform Definitions




Figure 2. Shutdown Waveform Definitions




Figure 3. OC Input FilterTime Definitions

Figure 4. OC Waveform Definitions






Figure 5. OC Waveform Definitions



200
(su) 160
120
10 12 14 16 18 20
V_{BIAS} Supply Voltage (V)

Figure 6A. Turn-On Time vs. Temperature

Figure 6B. Turn-On Time vs. Supply Voltage







Figure 7A. Turn-Off Time vs. Temperature

Figure 7B. Turn-Off Time vs. Supply Voltage



Fiure 8A. Turn-On Rise Time vs.Temperature




Figure 8B. Turn-On Rise Time vs. Supply Voltage




Figure 9A. Turn-Off Fall Time vs. Temperature




Figure 9B. Turn-Off Fall Time vs. Supply Voltage




Figure 10A. Logic "1" Input Voltage vs. Temperature

Figure 10B. Logic "1" Input Voltage vs. Supply Voltage




Figure 11A. Logic "0" Input Voltage vs. Temperature





Figure 11B. Logic "0" Input Voltage vs. Supply Voltage



Max.

Max.

1

10

12

14

16

18

20

V_{cc} Supply Voltage (V)

Figure 12A. High Level Output vs. Temperature

Figure 12B. High Level Output vs. Supply Voltage




Figure 13A. Low Level Output vs.Temperature






Figure 13B. Low Level Output vs. Supply Voltage



Offset Supply Leakage Current (µA) 110 90 70 Max. 50 30 Тур. 10 -10 50 80 110 140 170 200 V_B Boost Voltage (V)

Figure 14A. Offset Supply Leakage Current vs. Temperature $V_B = 200 \text{ V}$

Figure 14B. Offset Supply Leakage Current vs. Supply Voltage






Figure 15A. V_{BS} Supply Current vs. Temperature

Figure 15B. V_{BS} Supply Current vs. Supply Voltage





Figure 16A. V_{CC} Supply Current vs. Temperature

Figure 16B. V_{cc} Supply Current vs. Supply Voltage






Figure 17A. Logic "1" Input Current vs. Temperature

Figure 17B. Logic "1" Input Current vs. Supply Voltage




Figure 18A. Logic "0" Input Bias Current
vs. Temperature




Figure 18B. Logic "0" Input Bias Current vs. Voltage




Figure 19. V_{CC} Undervoltage Threshold (+) vs. Temperature





Figure 20. V_{CC} Undervoltage Threshold (-) vs. Temperature


<u>www.irf.com</u> 15



11 (Yi) 10 9 Addmo 7 6 -50 -25 0 25 50 75 100 125 Temperature (°C)

Figure 21. V_{BS} Undervoltage Threshold (+) vs. Temperature

Figure 22. V_{BS} Undervoltage Threshold (-) vs. Temperature






Figure 23. Output Source Current vs. Supply Voltage

Figure 24. Output Sink Current vs. Supply Voltage




Figure 25. Maximum V_S Negative Offset vs. Supply Voltage




Figure 26. DT Mode Select Threshold (1) vs. Temperature




Figure 27. DT Mode Select Threshold (2) vs. Temperature






Figure 28. DT Mode Select Threshold (3) vs. Temperature



60 52 44 $DT_{LO\cdot HO}$ (ns) 36 Тур 28 20 25 50 75 125 -50 -25 100 Temperature (°C)

Figure 29. DT Mode Select Threshold (4) vs. Temperature

Figure 30. DT LO Turn-Off to HO TurnOon (3) vs. Temperature






Figure 31. Positive OC Threshold(+) in V_S vs. Temperature

Figure 32. Negative OC Threshold(-) in V_S vs. Temperature




Figure 33. IRS20124S vs. Frequency (IRFBC20) $\rm R_{\rm qate}$ =33 $\Omega,\,\rm V_{\rm cc}$ =12 V




Figure 34 . IRS20124S vs. Frequency (IRFBC30) $\rm R_{gate}$ =22 $\Omega, \, \rm V_{cc}$ =12 V




Figure 3 5. IRS20124S vs. Frequency (IRFBC40) $\rm R_{gate}$ =15 $\Omega,\,V_{cc}$ =12 V




Figure 36. IRS20124S vs. Frequency (IRFPE50) $\rm R_{gate}$ =10 $\Omega, \rm V_{cc}$ =12 V

International TOR Rectifier

IRS20124S(PbF)

Functional description

Programmable Dead-time


The IRS20124 has an internal deadtime generation block to reduce the number of external components in the output stage of a Class D audio amplifier. Selectable deadtime through the DT/SD pin voltage is an easy and reliable function, which requires only two external resistors. The deadtime generation block is also designed to provide a constant deadtime interval, independent of Vcc fluctuations. Since the timings are critical to the audio performance of a Class D audio amplifier, the unique internal deadtime generation block is designed to be immune to noise on the DT/SD pin and the Vcc pin. Noise-free programmable deadtime function is available by selecting deadtime from four preset values, which are optimized and compensated.

How to Determine Optimal Deadtime

Please note that the effective deadtime in an actual application differs from the deadtime specified in this datasheet due to finite fall time, tf. The deadtime value in this datasheet is defined as the time period from the starting point of turn-off on one side of the switching stage to the starting point of turn-on on the other side as shown in Fig. 5. The fall time of MOSFET gate voltage must be subtracted from the deadtime value in the datasheet to determine the effective dead time of a Class D audio amplifier.

(Effective deadtime)


= (Deadtime in datasheet) - (fall time, t_f)



A longer deadtime period is required for a MOSFET with a larger gate charge value because of the longer tf. A shorter effective deadtime setting is always beneficial to achieve better linearity in the Class D switching stage. However, the likelihood of shoot-through current increases with narrower deadtime settings in mass production. Negative values of effective deadtime may cause excessive heat dissipation in the MOSFETs, potentially leading to their serious damage. To calculate the optimal deadtime in a given application, the fall time (t_f)for both output voltages, HO and LO, in the actual circuit needs to be measured. In addition, the effective deadtime can also vary with temperature and device parameter variations. Therefore, a minimum effective deadtime of 10 ns is recommended to avoid shoot-through current over the range of operating temperatures and supply voltages.

DT/SD pin

DT/SD pin provides two functions: 1) setting dead-time and 2) shutdown. The IRS20124 determines its operation mode based on the voltage applied to the DT/SD pin. An internal comparator translates which mode is being used by comparing internal reference voltages. Threshold voltages for each mode are set internally by a resistive voltage divider off $V_{\rm CC}$, negating the need of using a precise absolute voltage to set the mode.




Deadtime Settings vs V_{DT} Voltage

Design Example

Table 1 shows suggested values of resistance for setting the deadtime. Resistors with up to 5%

tolerance can be used if these listed values are followed.



External Resistor

| Deadtime | R1 | R2 | DT/SD |
|----------|------------|------------|------------|
| mode | (Ω) | (Ω) | (V) |
| DT1 | <10k | Open | 1.00 (Vcc) |
| DT2 | 3.3k | 8.2k | 0.71 (Vcc) |
| DT3 | 5.6k | 4.7k | 0.46 (Vcc) |
| DT4 | 8.2k | 3.3k | 0.29 (Vcc) |

Table 1. Suggested Resistor Values for Deadtime Settings

Shutdown

Since IRS20124 has internal deadtime generation, independent inputs for HO and LO are no longer provided. Shutdown mode is the only way to turn off both MOSFETs simultaneously to protect them from over current conditions. If the DT/SD pin detects an input voltage below the threshold, $\rm V_{\rm DT4}$, the IRS20124 will output 0 V at both HO and LO outputs, forcing the switching output node to go into a high impedance state.

Over Current Sensing

In order to protect the power MOSFET, IRS20124 has a feature to detect over-current conditions, which can occur when speaker wires are shorted together. The over-current shutdown feature can be configured by combining the current sensing function with the shutdown mode via the DT/SD pin.


Load Current Direction in Class D Audio Application

In a Class D audio amplifier, the direction of the load current alternates according to the audio input signal. An over current condition can therefore happen during either a positive current cycle or a negative current cycle. It should be noted that

International TOR Rectifier

IRS20124S(PbF)


each MOSFET carries a part of the load current in an audio cycle. Bi-directional current sensing offers over current detection capabilities in both cases by monitoring only the low side MOSFET.



Direction in MOSFET Current and Load Current

Bi-Directional Current Sensing

IRS20124 has an over-current detection function utilizing $R_{\text{DS(ON)}}$ of the low side switch as a current sensing shunt resistor. Due to the proprietary HVIC process, the IRS20124 is able to sense negative as well as positive current flow, enabling bi-directional load current sensing without the need for any additional external passive components.




Vs Waveform in Over-Current Condition

IRS20124 measures the current during the period when the low side MOSFET is turned on. Under normal operating conditions, $V_{\rm S}$ voltage for the low side switch is well within the trip threshold boundaries, $V_{\rm SOC.}$ and $V_{\rm SOC+}$. In the case of Fig. 9(b) which demonstrates the amplifier sourcing too much current to the load, the Vs node is found below the trip level, $V_{\rm SOC-}$. In Fig. 9(c) with opposite current direction, the amplifier sinks too much current from the load, positioning $V_{\rm SOC+}$.


Once the voltage in V_s exceeds the preset threshold, the OC pin pulls down to COM to detect an over-current condition.

Since the switching waveform usually contains over/under shoot and associated oscillatory artifacts on their transient edges, a 200 ns blanking interval is inserted in the V_{S} voltage sensing block at the instant the low side switch is engaged. Because of this blanking interval, the OC function will be unable to detect over current conditions if the low side ON duration less than 200 ns.



Simplified Functional Block Diagram of Bi-Directional Current Sensing

The bi-directional current sensing block has an internal V level shifter feeding the signal to the comparator. OC_{SET1} sets the threshold, and is given a trip level at V_{SOC+} , which is OC_{SET1} -V. In the same way, for a given OC_{SET2} , V_{SOC-} is set at OC_{SET2} -V.



External Resistor Network to Set OC Threshold

How to set OC Threshold

The positive and negative trip thresholds for bidirectional current sensing are set by the voltages at OC_{SET1} and OC_{SET2} .

The trip threshold voltages, V_{SOC+} and V_{SOC+} , are determined by the required trip current levels, I_{TRIP-} , I_{TRIP-} , and $R_{DS(ON)}$ in the low side MOSFET. Since the sensed voltage of V_S is shifted up by 2.21 V internally and compared with the voltages fed to the OC_{SET1} and OC_{SET2} pins, the required value of OC_{SET1} with respect to COM is

$$V_{OCSET1} = V_{SOC+} + 2.21 V = I x R_{DS(ON)} + 2.21 V$$

The same relation holds between ${\rm OC_{SET2}}$ and ${\rm V_{SOC-,}}$

$$V_{OCSET2} = V_{SOC-} + 2.21 V = I x R_{DS(ON)} + 2.21 V$$

In general, R_{DS(ON)} has a positive temperature coefficient that needs to be considered when the threshold level is being set. Please also note that,

in the negative load current direction, the sensing voltage at the $V_{\rm S}$ node is limited by the body diode of the low side MOSFET as explained later.

Design Example

This example demonstrates how to use the external resistor network to set I_{TRIP+} and I_{TRIP-} to be ± 11 A, using a MOSFET that has $R_{DS(ON)}=60~\mu\Omega$.

$$\begin{split} &V_{\text{ISET1}} = V_{\text{TH}} + \ + \ 2.21 \ V = I_{\text{TRIP+}} \ x \ R_{\text{DS(ON)}} + 2.21 \ V = \\ &11 \ x \ 60 \ \mu\Omega \ + 2.21 \ V = \ 2.87 \ V \\ &V_{\text{ISET2}} = V_{\text{TH.}} \ + \ 2.21 \ V = I_{\text{TRIP-}} \ x \ R_{\text{DS(ON)}} + 2.21 \ V = \\ &(-11) \ V \ 60 \ \mu\Omega \ + 2.21 \ V = \ 1.55 \ V \end{split}$$

The total resistance of resistor network is based on the voltage at the V_{CC} and required bias current in this resistor network.

$$R_{total} = R3 + R4 + R5 = Vcc / I_{bias}$$
$$= 12 V / 1 \mu A = 12 k\Omega$$

The expected voltage across R3 is Vcc- $V_{\rm ISET1}$ = 12 V - 2.87 V=9.13 V. Similarly, the voltages across R4 is $V_{\rm SOC+}$ - $V_{\rm SOC-}$ = 2.87 V - 1.55 V =1.32 V, and the voltage across R5 is $V_{\rm ISET2}$ = 1.55 V respectively.

R3 =9.13 V/
$$I_{bias}$$
 = 9.13kΩ
R4 =1.32 V/ I_{bias} = 1.32kΩ
R5 =1.55 V/ I_{bias} = 1.55kΩ

Choose R3= $9.09 \text{ k}\Omega$ R4= $1.33 \text{ k}\Omega$, R5= $1.54 \text{ k}\Omega$ from E-96 series.

Consequently, actual threshold levels are
$$V_{SOC+}$$
 =2.88 V gives I_{TRIP+} = 11.2 A V_{SOC-} =1.55 V gives I_{TRIP-} = -11.0 A

Resisters with 1% tolerances are recommended.

International

TOR Rectifier

IRS20124S(PbF)


OC Output Signal

The OC pin is a 20 V open drain output. The OC pin is pulled down to ground when an over current condition is detected. A single external pull-up resistor can be shared by multiple IRS20124 OC pins to form the ORing logic. In order for a microprocessor to read the OC signal, this information is buffered with a mono stable multi vibrator to ensure 100 ns minimum pulse width.

Because of unpredictable logic status of the OC pin, the OC signal should be ignored during power up/down.

Limitation from Body Diode in MOSFET


When a Class D stage outputs a positive current, flowing from the Class D amp to the load, the body diode of the MOSFET will turn on when the drain to source voltage of the MOSFET become larger than the diode forward drop voltage. In such a case, the sensing voltage at the $V_{\rm S}$ pin of the IRS20124 is clamped by the body diode. This means that the effective $R_{\rm DS(ON)}$ is now much lower than expected from $R_{\rm DS(ON)}$ of the MOSFET, and the $V_{\rm S}$ node my not able to reach the threshold to turn the OC output on before the MOSFET fails. Therefore, the region where body diode clamping takes a place should be avoided when setting $V_{\rm SOC}$



Body Diode in MOSFET Clamps vs Voltage

For further application information for gate driver IC please refer to AN-978 and DT98-2a. For further application information for class D application, please refer to AN-1070 and AN-1071.


Case Outline



International
TOR Rectifier


IRS20124S(PbF)

Tape & Reel 14-Lead SOIC



CARRIER TAPE DIMENSION FOR 14SOICN


| OXICICIENT TALLE BIMENOTON TON THOUSAN | | | | | |
|--|---------|-------|------------|-------|--|
| | M etric | | lm p erial | | |
| Code | Min | Max | Min | Max | |
| Α | 7.90 | 8.10 | 0.311 | 0.318 | |
| В | 3.90 | 4.10 | 0.153 | 0.161 | |
| С | 15.70 | 16.30 | 0.618 | 0.641 | |
| D | 7.40 | 7.60 | 0.291 | 0.299 | |
| E | 6.40 | 6.60 | 0.252 | 0.260 | |
| F | 9.40 | 9.60 | 0.370 | 0.378 | |
| G | 1.50 | n/a | 0.059 | n/a | |
| Н | 1.50 | 1.60 | 0.059 | 0.062 | |



REEL DIMENSIONS FOR 14SOICN

| | M etric | | Im p | erial |
|------|---------|--------|--------|--------|
| Code | Min | Max | Min | Max |
| Α | 329.60 | 330.25 | 12.976 | 13.001 |
| В | 20.95 | 21.45 | 0.824 | 0.844 |
| С | 12.80 | 13.20 | 0.503 | 0.519 |
| D | 1.95 | 2.45 | 0.767 | 0.096 |
| E | 98.00 | 102.00 | 3.858 | 4.015 |
| F | n/a | 22.40 | n/a | 0.881 |
| G | 18.50 | 21.10 | 0.728 | 0.830 |
| Н | 16.40 | 18.40 | 0.645 | 0.724 |

LEADFREE PART MARKING INFORMATION



ORDER INFORMATION

14-Lead SOIC IRS20124SPbF 14-Lead SOIC Tape & Reel IRS20124STRPbF

International TOR Rectifier

SO-14 package is MSL3 qualified.

This product has been designed and qualified for the industrial level.

Qualification standards can be found at IR's Web Site http://www.irf.com

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel:(310) 252-7105

Data and specifications subject to change without notice. 12/4/2006